Hacker Timesnew | past | comments | ask | show | jobs | submitlogin

The article mentioned AutoESL, which compiles C, C++, or SystemC to Verilog/VHDL. This allows you to focus on the algorithmic, or behaviorial level. The advantages are plenty, but the main drawback is that it is one more level abstracted away from the hardware..


Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: